A 1 . 8 V , lMS / s , 85 dB SNR 2 + 2 Mash EA Modulator with + 0 . 9 V
نویسنده
چکیده
A 1.8V, IMS/s, 8SdB SNR 2+2 mash ZA modulator with 10.9V reference voltage is realized by using the swing reduction sirnchue. Tlns smcture limits the output swing of all the integrators within half the reference voltage. Thus, low voltage and hgh speed operation is possible with even high reference voltage without degrading the performance of the modulator. The circuit is fabricated in CMOS 0.35um process with chip size of 2.5X2,5m2.
منابع مشابه
A 0 . 2 V , 7 . 5 W , 20 kHz modulator with 69 dB SNR in 90 nm CMOS
This paper presents a frequency-to-digital Σ∆ modulator designed in a digital 90 nm CMOS process, operating with a supply voltage of 0.2 V. For a 7.5 μW power consumption, the SNR is 68.9 dB and the SNDR is 60.3 dB over a 20 Hz-20 kHz bandwidth. This work shows that the SNR/SNDR performance of this kind of Σ∆ converter can be adjusted over a wide range, while maintaining a state-of-the-art figu...
متن کاملDHT-LMS Algorithm for Sensorineural Loss Patients
Hearing impairment is the number one chronic disability affecting many people in the world. Background noise is particularly damaging to speech intelligibility for people with hearing loss especially for sensorineural loss patients. Several investigations on speech intelligibility have demonstrated sensorineural loss patients need 5-15 dB higher SNR than the normal hearing subjects. This paper ...
متن کاملDesign of a 70-MHz IF 10-MHz bandwidth bandpass ΣΔ modulator for WCDMA applications
In this paper we present a MASH bandpass Σ∆ modulator for WCDMA applications. The signal bandwidth of the proposed modulator is 10 MHz, centered around an intermediate frequency (IF) of 70 MHz. Each Σ∆ modulator of the MASH structure is based on a two-path architecture, which allow us to obtain the desired in-band noise shaping zeros and reduce the power consumption. The Σ∆ modulator is impleme...
متن کاملA Reduced-Sample-Rate 2-2-0 MASH-Delta-Sigma- Pipeline ADC Architecture
In this paper, a reduced-sample-rate 2-2-0 deltasigma-pipeline analog-to-digital converter (ADC) is presented. The proposed architecture offers the possibility of implementing the reduced-sample-rate structure on higher order modulator without having stability or digital-to-analog converter (DAC) linearity problems. By the presented implementation approach some digital filters are eliminated, s...
متن کاملAn 8-GS/s 200-MHz Bandwidth 68-mW ΔΣ DAC in 65-nm CMOS
This paper presents an 8-GS/s, 12-bit input ∆Σ DAC with 200-MHz bandwidth in 65-nm CMOS. The high sampling rate is achieved by a two-channel interleaved MASH 1-1 digital ∆Σ modulator with 3-bit output, resulting in a highly digital DAC with only seven current cells. The two-channel interleaving allows the use of a single clock for both the logic and the final multiplexing. This requires each ch...
متن کامل